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Full-band and atomistic simulation of n- and p-doped
double-gate MOSFETs for the 22nm technology node
M. Luisier and G. Klimeck
Network for Computational Nanotechnology, Purdue University,
465 Northwestern Ave, West Lafayette, IN 47907, USA
Introduction Double-gate metal-oxide-semiconductor field-effect transistors (DG MOSFETs) are promising
candidates to replace the conventional planar bulk MOSFETs starting at the 22 nm technology node in 2012. Since the
fabrication of novel devices is always a difficult and expensive process physics-based simulation tools can support their
development. For example the surface orientation and the transport direction of DG MOSFETs profoundly affect their
current characteristics. This issue is addressed in this paper for the three most important configurations experimented
in the industry, (a) surface orientation along the (100) crystal axis and transport along the 100 axis, (b) surface
along the (110) axis with 110 oriented channel, and finally (c) surface along the (111) axis and transport in the
112 direction. Realistic n- and p-doped Si MOSFETS are treated using an atomistic and full band simulator.
Method To simulate DG MOSFETS as shown in Fig. 1 a two-dimensional full-band Schrödinger-Poisson is
sufficient. In effect the third dimension (in plane -axis) is assumed periodic so that the density-of-states and the
transmission through the structure depend on two spectral variables, the injection energy into the device and
the wave vector that models the third dimension. The nearest-neighbor tight-binding method is used as
bandstructure model[1] since it allows a correct description of the electron and hole characteristics. Thus, the anisotropy
of the Si bandstructure as illustrated in Fig. 2 is fully taken into account in the transport model. Spin-orbit coupling
is neglected since it is weak in Si devices[2]. To calculate the electronic properties of the DG MOSFETs we use an
approach equivalent to the Non-equilibrium Green’s Function formalism, but more efficient in the case of ballistic
transport[3]. The 2D Poisson equation is solved on a finite-element grid by assuming point charges on each atom
constituting the transistor structure.
Results We consider n- and p-doped DG MOSFETs designed along the ITRS specifications for the 22 nm
technology node[4], i. e. gate length =22 nm, equivalent oxide thickness EOT=1.3 nm (SiO layers), power supply
voltage = 1 V. The work function of the metal gate contacts ( =4.6 eV) is chosen so that the threshold voltage
of the n- (p-) doped transistors lies around 440 (-470) meV. The body thickness of the transistors is set to =4.9
nm so that eventual surface effects and process variations have a limited influence on the simulation results.
The current characteristics at of the different DG MOSFETs presented in Fig. 1 are shown
in Fig. 3 and some important quantities like ON-current, threshold voltage, and subthreshold swing are summarized
in Fig. 4. The ITRS requires a OFF-current of 1e-5 A/ m and a ON-current of 673 A/ m for DG transistors
at the 22 nm technology node. The three device structures fulfill these criteria with a considerable margin. However,
it is worth noting that in reality the intrinsic ON-current is deteriorate by the source and drain access resistance and
the OFF-current is increased by gate leakage mechanisms. These effects are not taken into account in this study.
According to bulk experimental data[5] the (100)/ 100 configuration offers the highest (lowest) electron (hole)
mobility, followed by (111)/ 112 , and finally (110)/ 110 . Keeping the dimensions and the threshold voltage
constant, the device with the highest mobility exhibits the highest ON-current. Hence the experimental trends are
confirmed by our simulation results for the ON-current, as shown in Fig. 3 and 4.
Conclusion In this paper we demonstrated a full-band and atomistic simulator dedicated to DG MOSFETs with
arbitrary surface orientation and transport direction. Compared to previous full-band simulations of similar structures[6]
we add a more comprehensive bandstructure model ideal for electrons and holes, we are able to simulate devices with
realistic dimensions, and we can reproduce experimental trends.
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Fig. 1. Schematic view of double-gate field-effect transistors with different surface orientations labeled () and transport directions labeled
. In all the structures the SiO oxide layers (gray) have a thickness =1.3 nm, the Si body =4.9 nm, the gate length measures 22 nm,
the source and drain extensions 10 nm. The source and drain are doped with =10 cm ( =10 cm ) in n- (p-) MOSFETs.
(100)/<100> (111)/<112> (110)/<110>
Fig. 2. Contour plot of the bandstructure of the semi-infinite source and drain extensions in the first Brillouin Zone for the (100) surface orientation
(left, lowest conduction subband), the (111) surface (middle, highest valence subband), and the (110) surface (right, highest valence subband). White
arrows depict the transport directions labeled .































Fig. 3. Linear and logarithmic (insets) transfer characteristics
of p- (left) and n- (right) doped double-gate FETs at .
The currents of the three transistor configurations schematized in Fig. 1




I ( ) 3.74 3.02 2.87
I ( ) 1.8e-6 8.5e-7 1.3e-6
V (mV) 450 440 440
S (mV/dec.) 63 64 63
p
I ( ) 2.4 2.6 3.44
I ( ) 3.6e-7 4e-7 6.8e-7
-V (mV) 480 460 470
S (mV/dec.) 66 62 63
Fig. 4. ON-current ( = at = = , =1.0
V), OFF-current I ( = at = , =0 V), thresh-
old voltage , and sub-threshold swing of the three n- (upper part
of the table) and p-doped (lower part) FETs simulated in this work.
